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Introduction
A correct design of voltage and current loops allows to achieve acceptable performance of power converters. The design should achieve the best attainable performance during steady-state and transient conditions, without affecting the system stability. Poor dynamics of the inner loops is responsible for worse performance of the overall control system, independently of outer loops with reduced bandwidth. This problem can occur in microgrids with droop control and eventually secondary and tertiary control loops [1] , and variable speed drives [2] . Thus, efficient voltage and current control is needed to positively implement the desired feature of each application. Based on [3] , any current or voltage regulator should accomplish the following tasks: i) to achieve zero steady-state error; ii) accurately track the commanded reference during transients rejecting any disturbance; iii) have bandwidth as high as possible; iv) compensate for low order harmonics.
A possible design of regulators is based on a Proportional Resonant (PR) controller in the stationary reference frame. This structure corresponds to two Proportional Integral (PI) controllers, designed for the positive and negative sequence in the synchronous reference frame but implemented in stationary reference [4] . Since less transformations are required to reach the α-and β-axis reference frame, PR controller represents an interesting alternative for implementation in DSP units because of its lower computational burden. Apart from the PR controller structure the effect of delays and coupling between the controlled states should be seriously addressed in the design stage.
Although valuable research has been developed for systems with a strong electromotive force, e.g. grid connected converters and drives applications, the isolated microgrid structure has not been analyzed in depth yet. Accordingly, as recently proved in [5] , the coupling between the capacitor voltage and inductor current in VSI with LC output filter affects the performance of the inner regulators.
The following literature review is considered, but adapting those backgrounds to the scenario addressed (stand-alone application). In [6] the maximum allowed gains of PI and PR current regulators in the synchronous and stationary reference frames are derived analytically, considering the limitations introduced by computation and PWM delays, DC bus voltage and plant series inductance. In [7] several cascaded control structures using different feedback controlled states are compared. In [8] the authors perform a frequency-domain analysis of different PR controllers for current regulators intended for active power filters (APF), taking into account computation and PWM delays. In [9] a methodology based on the error signal transfer function roots is proposed to achieve fast and nonoscillating transient responses in grid-connected applications of PR current regulators. In [10] , a current control scheme aimed to eliminate the inrush current occurring during the energizing phases of several load transformers has been proposed. Nevertheless, in the papers addressed, the effect and modelling of the delays for stand-alone applications have not been considered or partially analyzed.
The aim of this paper is to investigate the performance during transient conditions of voltage and current regulators for stand-alone applications taking into account the effect of voltage coupling and system delays in their design.
Physical System Modelling
In stand-alone applications the Voltage Source Inverter (VSI) is implemented with an LC filter at its output. In general, it works in voltage control mode with the capacitor voltage and inductor currents as controlled states. Fig. 1 shows the block diagram including a three-phase three-legs power converter with its inner loops. The inner current loop has to track the commands provided by the outer voltage loop while guaranteeing disturbance rejection within its bandwidth. Every time the current regulator is not able to perform properly these tasks the system performance deteriorates.
The block diagram representation of the physical system is shown in Fig. 2 , where and are the reference phase voltage and current vectors and is the load current vector, which acts as a disturbance to the system. and represent the current and voltage regulators transfer functions (TF), is the TF used to represent computation and PWM delays, while is the TF related to the decoupling of the controlled states. The capacitor is the equivalent capacitance in a Y connection configuration. 
Design of Voltage and Current Regulators
Since voltage and current regulators are built in a cascade control configuration, serial tuning can be used for design purposes. For this reason, the loop characterized by the fastest dynamics is the first to be designed according to the system requirements [11] .
Current regulator design
The proportional gain of the current regulator was selected to achieve the desired bandwidth ( , which has to be much faster than the outer loops [12] . For the design of the regulator bandwidth, a common assumption is to neglect the computation and PWM delays. However, the error introduced by this assumption could be very large depending on the delay and its approximation, and on the chosen bandwidth as well. A first order Padé approximation is the common choice. There are at least two different ways to approximate it: 1) ; 2) . As shown in Fig. 3 , the second expression preserves the magnitude, and for frequencies up to , being the switching frequency, the phase difference becomes negligible. Therefore, the second approach is more appropriated to design the regulator. Furthermore, the non-minimum phase zero presented is useful to understand how the system can become unstable when the regulator bandwidth increases [13] . Considering the value of the delay used in this application and the bandwidth chosen for the inner loop , the gain difference, including or neglecting the delay model, is more than 25%, which proves its importance in the tuning.
The system and control parameters used both in the simulation and in laboratory tests are presented in Table I, Table II and Table III . By neglecting the computation and PWM delays, it can be noticed from the root locus in Fig. 4 (a) that as the gain is increased, higher damping is achieved. This is in contradiction with the results where system delays are included for analysis. According to Fig. 4(b) , it can be observed that if the inductor current and capacitor voltage are not decoupled ( in Fig. 2 neglected) and computation and PWM delays are taken into account, the system is always lightly damped with a high overshoot independently of the gain. In detail are the closed loop poles for the desired bandwidth of 1 kHz. If ideal voltage decoupling is performed [see Fig. 4(c) ], the open loop poles are real and higher damping is achieved for the same bandwidth (1 kHz). Real Axis (sec. . This implementation is not feasible whatever approximation for is used. In fact, if the approximation with a zero on the right half plane is selected, is an unstable TF. Similarly, the inverse of the approximation based on the low-pass filter results in a derivative term.
By choosing , the system delays on the state feedback decoupling path are not compensated for. This approach is referred to in this paper as non-ideal decoupling. Compared to ideal voltage decoupling [see Fig. 4(c) ] the damping of the system degrades [see Fig. 4(d) ] for the same proportional gain. However, the damping is still much higher than without voltage decoupling [see Fig.  4(b) ]. Fig. 5(a) and Fig. 5(b) show the frequency response (FR) analysis of the current loop only. The system depends on the load impedance if the controlled states are coupled or not ideally decoupled. The arrow refers to increase in the load impedance, until open-circuit conditions (no load). As the states are coupled [see Fig. 5(a) ], a low gain for a broad frequency range including rated frequency (50 Hz) is observed, which means the reference is not accurately tracked. On the contrary, if the states are ideally decoupled, the system is not dependent on the load and approximately zero steady-state error is produced. This low steady-state error is determined by the inductor ESR value. In Fig. 5(b) the FR with non-ideal voltage decoupling is reported. The system is still load dependent, but to a much lesser degree than without decoupling. Consequently, due to these interesting characteristics, voltage decoupling is implemented for the inner current loop. 
Voltage regulator design
The voltage loop is designed for a bandwidth roughly one tenth of the one selected for the current loop. A PR regulator with a lead compensator structure is employed as (1) where is the harmonic order, the leading angle at each harmonic frequency and the proportional gain of the voltage loop. This latter settles the bandwidth of the voltage regulator, designed for about 150 Hz.
The procedure proposed in [14] is applied to determine the voltage regulators gains. The leading angles are selected such that the trajectories of the open loop system on the Nyquist diagram, with the PR regulators at fundamental, 5 th and 7 th harmonic frequency, ensure a sensitivity peak higher than a threshold value. In this analysis the threshold has been set to at no-load condition. This constraint is verified, as shown in Fig. 6 . After calculating the leading angles, the fundamental resonant gain is chosen to promptly react to changes in the fundamental component, without affecting system stability. To this extent, (1) is rearranged for the resonant controller at fundamental, leading to (2) The zeros of the PR controller in (2) are moved as furthest as possible from the right half plane to be coincident on the real axis. This implies to select according to (3) where the lower bound of the inequality corresponds to . For the leading angle at fundamental frequency , the minimum gain is . This value is set as integral gain. The harmonic resonant gains are chosen to reduce the post-fault oscillations [9] while complying with the standards imposed by the standards for UPS systems as well.
Experimental Results
The theoretical analysis developed is verified with reference to the power system shown in Fig. 1 . To this extent, a laboratory prototype has been built using a 2.2 kW power converter, controlled by a dSpace platform. A 16-bits resolution Digital-to-Analog conversion board has been used to record data on an oscilloscope. The main system parameters are summarized in Table I . The regulators are implemented via Impulse Invariant as discretization method for the resonant terms.
For what concerns the current loop only, a step in the reference inductor current is performed. Without decoupling the controlled states, because of the low gain for a broad frequency range [see Fig.  5(a) ] a high reference current must be provided to achieve the rated inductor current. However, the initial current during transient is too high and the inverter current protections activate. In order to record step response captures without voltage decoupling, a lower reference current is imposed. In Fig. 7(a) it can be seen the higher initial current respect to steady-state value because of low damping achieved without voltage decoupling. With reference to the decoupling of the controlled states the step response is much more damped and the reference current is in the order of magnitude of the rated inductor current [see Fig. 7(b) ]. From this analysis, it can be concluded that just a P controller can be implemented in the inner current loop, but only if voltage decoupling is performed. It must be noted that the use of a P controller is possible only if an outer voltage loop with an integration action (PI or PR) is used to correct steady state errors in the outer loop. The results from Fig. 8 to Fig. 10 relative to the voltage loop are performed with voltage decoupling and a P controller as current regulator. In Fig. 8(a) the results of a linear step load changing from 0% to 100% are reported. In Fig. 8(b) the deviations of the real capacitor voltage from the reference are compared to the envelope of the voltage deviation according to the IEC 62040 standard for UPS systems. It can be observed that the capacitor voltage reaches steady-state in less than half a cycle after the step load changing. The dynamics response is within the limits required by the standard. Table I . A nonlinear step load change from 0% to 100% is performed without (Fig. 9 ) and with harmonic compensators (HC) tuned at 5 th and 7 th harmonics (Fig.  10) . The results with the HC activated comply with the IEC 62040 standard, as shown in Fig. 10(c) . From the FFT analysis it can be observed the compensation of the harmonics to which the resonant controllers have been tuned. Nevertheless, some small augmentation of higher order harmonics can be seen in the frequency spectrum, specifically the 11 th harmonic. This can be understood as the resonant peaks can marginally influence close harmonic orders.
Conclusion
In this paper the effect of state feedback decoupling on the performance of current and voltage regulators for stand-alone applications has been analyzed. As the controlled states are decoupled, higher damping of the system with less overshoot is achieved. System delays are the main factors which limit the bandwidth that can be achieved by the current regulator and consequently by the voltage loop. The system dynamics is independent of the load impedance when the capacitor voltage is decoupled ideally, allowing a proportional controller to be used as current regulator.
